Technology:             

      CMOS process

       D/R: 1.2-0.5 um

       Gate: PolySi, MoSi, WSi, Ti sallicide

       Metal : 1-3 layers